10/078340 10/078340

## PATENT NUMBER and ISSUE DATE

## U.S. **UTILITY** Patent Application

APPL NUM 10078340	FILING DATE 02/21/2002	CLASS	SUBCLASS	GAU 2011	Ċ	EXAMINER		カス湾	
**APPLICANTS	3: Tomita	Hiroyoshi	<del> </del> i;					1	
			<u>-</u> .	<u>.</u> .					
								2.5	
	•							25	
*CONTINUING	B DATA VERIFIED	٦.							
THIS APPLICATION IS A DIV OF 09/587,296 06/05/2000 PAT 6,373,783									
				· · · · ·	<b>~</b> y.	•	1		
								月 發	
								175 1943	
								有多数	
								- 15 - 15	
	•								
								1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	PLICATIONS VEI								
PAN HE! 11-3	310036 10/29/1999	э .				•			
								7.5	
G-PUB DO NO	T PUBLISH 🗖		RESCIN	ID 🗆					
reign priority claim USC 119 condition		□ yes	□ no		ATTOF	RNEY DOCKET NO			
rified and Acknowl	ledged Examiners's int					7-00067			
TLE: Semicon	ductor integrated of	circuit, me	ethod of contro	olling the	same, a	and variable delay ci	rcuit		
			, -		0.0	, or commerced the 10 to	6L(M8V. 12-54)		
	<del></del>			-				<b>-1</b>	

NOTICE OF ALLOWANCE MAILED			CLAIMS ALLOWED				
		Assistant Examiner	Assistant Examiner		Print Claim for O.G		
ISSUE FEE			DRAWING				
Amount Due Date Paid		7	Sheets Drwg.	Figs.Drwg.	Print Fig.		
		Primary Examiner			# * Pag .		
TERMINAL DISCLAMER		PREPARED FOR ISSUE	Application Examiner				
		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					
			(CRF) (Attached i	n pocket on rig	CD-ROM		